




**Dual Enhancement Mode Field Effect Transistor (N and P Channel)****FEATURES**

- 20V, 8A,  $R_{DS(ON)} = 20m\Omega$  @ $V_{GS} = 4.5V$ .  
 $R_{DS(ON)} = 26m\Omega$  @ $V_{GS} = 2.5V$ .
- -30V, -7A,  $R_{DS(ON)} = 26m\Omega$  @ $V_{GS} = -10V$ .  
 $R_{DS(ON)} = 40m\Omega$  @ $V_{GS} = -4.5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- RoHS compliant.
- Surface mount Package.

**ABSOLUTE MAXIMUM RATINGS**  $T_A = 25^\circ C$  unless otherwise noted

Parameter	Symbol	N-Channel	P-Channel	Units
Drain-Source Voltage	$V_{DS}$	20	-30	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	$\pm 20$	V
Drain Current-Continuous	$I_D$	8.0	-7.0	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	32	-28	A
Maximum Power Dissipation	$P_D$	2.0		W
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150		°C

**Thermal Characteristics**

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient <sup>b</sup>	$R_{\theta JA}$	62.5	°C/W



CEM23189

**N-Channel Electrical Characteristics**  $T_A = 25\text{ C}$  unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	20			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 20\text{V}, V_{GS} = 0\text{V}$			1	$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{GSSF}$	$V_{GS} = 12\text{V}, V_{DS} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{GSSR}$	$V_{GS} = -12\text{V}, V_{DS} = 0\text{V}$			-100	nA
<b>On Characteristics<sup>c</sup></b>						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	0.4		1	V
Static Drain-Source On-Resistance	$R_{DS(\text{on})}$	$V_{GS} = 4.5\text{V}, I_D = 6\text{A}$		15.5	20	$\text{m}\Omega$
		$V_{GS} = 2.5\text{V}, I_D = 5\text{A}$		20	26	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>d</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS} = 8\text{V}, V_{GS} = 0\text{V}, f = 1.0 \text{ MHz}$		560		pF
Output Capacitance	$C_{oss}$			130		pF
Reverse Transfer Capacitance	$C_{rss}$			105		pF
<b>Switching Characteristics<sup>d</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 16\text{V}, I_D = 2\text{A}, V_{GS} = 4.5\text{V}, R_{GEN} = 6\Omega$		10		ns
Turn-On Rise Time	$t_r$			10		ns
Turn-Off Delay Time	$t_{d(off)}$			42		ns
Turn-Off Fall Time	$t_f$			9		ns
Total Gate Charge	$Q_g$	$V_{DS} = 16\text{V}, I_D = 2\text{A}, V_{GS} = 4.5\text{V}$		11		nC
Gate-Source Charge	$Q_{gs}$			1.5		nC
Gate-Drain Charge	$Q_{gd}$			3		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current <sup>b</sup>	$I_S$				2	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{SD}$	$V_{GS} = 0\text{V}, I_S = 1\text{A}$			1	V

## Notes :

a.Repetitive Rating : Pulse width limited by maximum junction temperature.

b.Surface Mounted on FR4 Board,  $t < 5 \text{ sec}$ .c.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

d.Guaranteed by design, not subject to production testing.



CEM23189

**P-Channel Electrical Characteristics**  $T_A = 25^\circ\text{C}$  unless otherwise noted







Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-30			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = -30\text{V}, V_{\text{GS}} = 0\text{V}$			-1	$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
<b>On Characteristics<sup>c</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = -250\mu\text{A}$	-1		-3	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = -10\text{V}, I_D = -7\text{A}$		20	26	$\text{m}\Omega$
		$V_{\text{GS}} = -4.5\text{V}, I_D = -5\text{A}$		30	40	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>d</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = -15\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1180		pF
Output Capacitance	$C_{\text{oss}}$			220		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			150		pF
<b>Switching Characteristics<sup>d</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = -24\text{V}, I_D = -2\text{A}, V_{\text{GS}} = -4.5\text{V}, R_{\text{GEN}} = 3\Omega$		25		ns
Turn-On Rise Time	$t_r$			27		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			33		ns
Turn-Off Fall Time	$t_f$			20		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = -24\text{V}, I_D = -2\text{A}, V_{\text{GS}} = -4.5\text{V}$		12		nC
Gate-Source Charge	$Q_{\text{gs}}$			3		nC
Gate-Drain Charge	$Q_{\text{gd}}$			6		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current <sup>b</sup>	$I_S$				-2	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = -1\text{A}$			-1	V







**Notes :**





a.Repetitive Rating : Pulse width limited by maximum junction temperature.


b.Surface Mounted on FR4 Board,  $t \leq 10$  sec.c.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

d.Guaranteed by design, not subject to production testing.


**N-CHANNEL**

**Figure 1. Output Characteristics**

**Figure 2. Transfer Characteristics**

**Figure 3. Capacitance**

**Figure 4. On-Resistance Variation with Temperature**

**Figure 5. Gate Threshold Variation with Temperature**

**Figure 6. Body Diode Forward Voltage Variation with Source Current**

**P-CHANNEL**

**Figure 7. Output Characteristics**

**Figure 8. Transfer Characteristics**

**Figure 9. Capacitance**

**Figure 10. On-Resistance Variation with Temperature**

**Figure 11. Gate Threshold Variation with Temperature**

**Figure 12. Body Diode Forward Voltage Variation with Source Current**


**N-CHANNEL**

**Figure 13. Gate Charge**
**P-CHANNEL**

**Figure 15. Gate Charge**

**Figure 14. Maximum Safe Operating Area**

**Figure 16. Maximum Safe Operating Area**



**Figure 17. Switching Test Circuit**



**Figure 18. Switching Waveforms**



**Figure 19. Normalized Thermal Transient Impedance Curve**